Abstract-We have developed a new analytical ultrashort channel SOI MOSFET for circuit simulation where the effects of series resistance, self-heating and velocity overshoot are included. We have reproduced experimental measurements validating our model. Its simplicity allowed us to study the contribution of each effect separately in an easy way.
I. INTRODUCTION

S
ILICON-ON-INSULATOR (SOI) technology has been
found to be an attractive future VLSI technology due to the advantages that SOI devices show when compared to their conventional silicon counterparts [1] . The most important features of these promising MOSFET's are radiation tolerance, excellent latch-up immunity, improved subthreshold characteristics, lower parasitic capacitance and reduced short channel effects. In addition, the use of an insulating substrate can significantly reduce the number of steps in the device fabrication process, thus controlling the rising costs of future technologies.
To gain insight into the physics of the device and evaluate the merits of SOI MOSFET's, an accurate model of the output characteristics applicable to deep submicrometer channel lengths is essential. In order to develop this model three important effects have to be taken into account: series resistance, self-heating (SH) effects and velocity-overshoot (VO) effects
The reduction of short channel effects in deep submicrometer SOI MOSFET's has encouraged the trend toward ultrathin silicon films [2] . However, the most important drawback linked to silicon film reduction is the increase of the series resistance, mostly in fully-depleted devices. Although some efforts have been made to reduce it, no reliable models can be used without the inclusion of the series resistance [3] .
Self-heating effects are also known to produce a negative differential drain conductance in MOSFET's biased at a high current level, because of the low thermal conductivity of the buried oxide [4] . Hence, these effects have to be considered when modeling these devices.
Finally, as is well known, velocity overshoot has to be considered in order to model the effects produced by the ballistic Manuscript received October 27, 1999; revised December 9, 1999 . This work has been carried out within the framework of research project PB97-0815, supported by the Spanish Government. The review of this letter was arranged by Editor E. Sangiorgi.
The authors are with Facultad de Ciencias, Departamento de Electrónica y Tecnología de Computadores, Universidad de Granada, 18071 Granada, Spain (e-mail: juamba@gcd.ugr.es; paco@gcd.ugr.es).
Publisher Item Identifier S 0741-3106(00)03719-8.
transport regime of carriers crossing the channel under high longitudinal-electric field gradients, typical of deep submicron MOSFET's [5] - [7] . We have made use of a previously developed model [3] to obtain a new one in which series resistance, SH and VO effects are considered. These effects are included to widen the applicability of the model at high voltages when they are nonnegligible. The essential features of the model are maintained in the low and moderate inversion regimes when it is known to work properly [3] . The model for VO has been introduced following the work presented in [6] . We have validated our model by comparing it with experimental results of 0.12 m channel length MOSFET's. Our model is attractive since the contribution of each effect can be estimated and incorporated in any model easily.
II. DRAIN CURRENT MODEL
In order to develop this model we employed a previous result where we had shown that the drain current of a MOSFET taking VO into consideration can be expressed as [7] (1) where effective channel width; effective channel length; saturation velocity; channel mobility; parameter that takes into account velocity overshoot effects. The function can be calculated by integrating the inversion charge along the channel [6] or by comparing (1) with the drain current expression given in [3] . The following equation is obtained if we follow the latter method: (2) where is the front gate-source voltage, is the threshold voltage (calculated as reported in [3] ), and the front and back oxide capacitance, the depletion capacitance, the silicon film thickness, the charge coupling parameter between 0741-3106/00$10.00 © 2000 IEEE the front and back gates (it depends on the operating region of the back surface [8] ) and (3) is a parameter to account for the drain-induced conductivity enhancement (DICE) [3] . This effect does not allow us to use the gradual channel approximation due to the important influence of the drain potential on the current, therefore a two-dimensional (2-D) potential and charge description of the device is necessary and is accomplished using this model.
The inclusion of the series resistance has been done by changing the gate, drain and threshold voltages in (2) for the following parameters:
, where and are the source and drain series resistances, respectively. The back gate effect of SOI MOSFET's is also included, making use of as reported earlier [9] . The SH effects have been introduced following [4] . The mobility has been calculated according to the lattice temperature , which is linearly related to the power dissipated in the device, , where is the thermal resistance of the device that can be calculated as reported in [10] . Once the lattice temperature is obtained the mobility, the saturation velocity cm/s and other magnitudes can be recalculated to obtain the drain current at that temperature. We have used an accurate model for the temperature dependence of the mobility [11] . Our purpose here is only to introduce our previous model including VO in a well-behaved SOI-MOSFET model to extend it to shorter channels.
VO effects have been introduced following a procedure parallel to the one used in [7] . We have added a term (1) to account for these effects in the drain current expression given in [3] . The result is the following (4) where the channel length modulation has been calculated following [3] . In order to get a smooth transition between to we have used the following function: (5) where is a constant. We found to be a good choice.
III. RESULTS
We have used the model developed here to reproduce the experimental output curves reported in Ref. [2] , for two different SOI MOSFET's, m and m (Fig. 1) . The technological parameters of these transistors are: m, silicon film thickness nm, front oxide width nm, buried oxide width nm, cm and the series resistance m. The analytical results are shown in solid lines. As can be observed, they fit the experimental measurements well. We have also plotted, in dashed lines, the output curves if the series resistance is neglected. It can be seen how important the inclusion of this effect is, mostly in deep submicron MOSFET's, due to the low bias voltages and the high drain currents typical of the operation of these devices. It is important to stress that the value of the VO parameter used in our model was cm /Vs, which is lower than the one used previously [6] , [7] . This fact might be due to the higher operation temperature of these devices (SH effects) in comparison with their bulk Si counterparts. This temperature rise produces an increase in the number of phonons available to assist a scattering event and, therefore, there is a shortening of the mean free path and the ballistic-transport characteristics of the carriers flight across the channel. This can be directly translated into a reduction of the VO effects, that is a lower VO parameter.
We have plotted the output curves of the shortest device, neglecting the effects of series resistance, SH and VO separately in order to determine what is the influence of each effect (Fig. 2) . When self-heating effects are not taken into consideration (squares) the curves show a neat positive channel conductance produced basically by the effective channel length modulation and the VO effects. However, if VO is neglected (triangles), a lower (even negative) differential drain conductance in the saturation operation region can be seen. It can be easily deduced that VO has opposite effects to SH, as expected. Therefore, VO can be used to compensate the low or negative differential drain conductances produced by SH effects if we can control them technologically. In this respect, a trade-off could be achieved in a design process depending on the application.
The ratio between the drain current neglecting one of the three effects we are considering and the current taking all of them into account is plotted versus drain-source voltage in Fig. 3 . The influence of the series resistance can be higher than 30% at low drain currents, although at high drain voltages it is less important due to the lower influence of the voltage reduction on the bias voltages. These results are very important since they prove that no reliable models can be used without the inclusion of the series resistance.
The influence of SH and VO effects is clear, as can be seen in the curves in squares and triangles, respectively. At high drain voltages the role they play is the opposite, although they do not cancel each other. This behavior can be explained taking into account that the modulation of the effective channel length increases the first two terms (the second due to VO) on the right hand side of (3) . As shown in [6] and [7] , electron velocity overshoot is more important as electric field gradient increases, and this is the case for high drain voltages.
On the other hand (in relation to the curve plotted in triangles), the higher the drain current and the drain voltage the higher the power dissipated, the higher the local temperature and, therefore, the lower the drain current due to the reduction of the electron mobility.
IV. CONCLUSION
To conclude we highlight that we have developed a new analytical ultra-short channel SOI MOSFET for circuit simulation where the effects of series resistance, self-heating and velocity overshoot are included. We have validated the model reproducing experimental measurements. Its simplicity allows the estimation of the influence of the different technological parameter on the MOSFET operation in an easy way.
